Advanced Memory Optimization Techniques for Low-Power Emb... and over one million other books are available for Amazon Kindle. Learn more


or
Sign in to turn on 1-Click ordering.
or
Amazon Prime Free Trial required. Sign up when you check out. Learn More
More Buying Choices
Have one to sell? Sell yours here
Advanced Memory Optimization Techniques for Low-Power Embedded Processors
 
 
Start reading Advanced Memory Optimization Techniques for Low-Power Emb... on your Kindle in under a minute.

Don't have a Kindle? Get your Kindle here, or download a FREE Kindle Reading App.

Advanced Memory Optimization Techniques for Low-Power Embedded Processors [Hardcover]

Manish Verma (Author), Peter Marwedel (Author)

List Price: $159.00
Price: $126.44 & this item ships for FREE with Super Saver Shipping. Details
You Save: $32.56 (20%)
  Special Offers Available
o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o
In Stock.
Ships from and sold by Amazon.com. Gift-wrap available.
Only 1 left in stock--order soon (more on the way).
Want it delivered Monday, January 30? Choose One-Day Shipping at checkout. Details
Textbook Student FREE Two-Day Shipping for Students. Learn more

Formats

Amazon Price New from Used from
Kindle Edition $108.00  
Hardcover $126.44  
Paperback $126.44  

Book Description

1402058969 978-1402058967 May 8, 2007 1
This book proposes novel memory hierarchies and software optimization techniques for the optimal utilization of memory hierarchies. It presents a wide range of optimizations, progressively increasing in the complexity of analysis and of memory hierarchies. The final chapter covers optimization techniques for applications consisting of multiple processes found in most modern embedded devices.

Special Offers and Product Promotions

  • Buy $50 in qualifying physical textbooks, get $5 in Amazon MP3 Credit. Here's how (restrictions apply)

Customers Who Viewed This Item Also Viewed


Editorial Reviews

From the Back Cover

The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software running on the contemporary embedded devices is becoming increasingly complex. It is also well understood that no silver bullet exists to solve the memory wall problem. Therefore, this book explores a collaborative approach by proposing novel memory hierarchies and software optimization techniques for the optimal utilization of these memory hierarchies. Linking memory architecture design with memory-architecture aware compilation results in fast, energy-efficient and timing predictable memory accesses. The evaluation of the optimization techniques using real-life benchmarks for a single processor system, a multiprocessor system-on-chip (SoC) and for a digital signal processor system, reports significant reductions in the energy consumption and performance improvement of these systems. The book presents a wide range of optimizations, progressively increasing in the complexity of analysis and of memory hierarchies. The final chapter covers optimization techniques for applications consisting of multiple processes found in most modern embedded devices. Advanced Memory Optimization Techniques for Low Power Embedded Processors is designed for researchers, complier writers and embedded system designers / architects who wish to optimize the energy and performance characteristics of the memory subsystem.

About the Author

Prof. Peter Marwedel has published numerous books with Springer

Product Details


Customer Reviews


There are no customer reviews yet.
Video reviews
Video reviews
Amazon now allows customers to upload product video reviews. Use a webcam or video camera to record and upload reviews to Amazon.



Inside This Book (learn more)
Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
scratchpad size, scratchpad allocation, object moi, cache based memory hierarchy, instruction memory subsystem, loop nest splitting, instruction memory hierarchy, scratchpad memory, scratchpad space, adpcm benchmark, data memory subsystem, normalized energy values, onchip area, data partitioning problem, referenced basic blocks, mpeg benchmark, preloaded loop caches, memory hierarchy simulator, data partitioning approach, based memory hierarchies, bytes scratchpad, multiprocess application, video phone application, execution time values, energy consumption values
Key Phrases - Capitalized Phrases (CAPs): (learn more)
Restoring Context Switch, Problem Formulation Problem, Scratchpad Saving, Benchmark Code Size, Energy Comparison of Opt, Sun Sparc, Bi-Scratchpad Allocation, Master Cycle, Scratchpad Scratchpad, Scratchpatl Size
New!
Books on Related Topics | Concordance | Text Stats
Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Back Cover | Surprise Me!
Search Inside This Book:



Suggested Tags from Similar Products

 (What's this?)
Be the first one to add a relevant tag (keyword that's strongly related to this product).
 

Your tags: Add your first tag
 

Customer Discussions

This product's forum
Discussion Replies Latest Post
No discussions yet

Ask questions, Share opinions, Gain insight
Start a new discussion
Topic:
First post:
Prompts for sign-in
 


Active discussions in related forums
Search Customer Discussions
Search all Amazon discussions
   
Related forums


Listmania!


Create a Listmania! list

So You'd Like to...


Create a guide


Look for Similar Items by Category


Look for Similar Items by Subject