or
Sign in to turn on 1-Click ordering.
or
Amazon Prime Free Trial required. Sign up when you check out. Learn More
More Buying Choices
Have one to sell? Sell yours here
Cache and Memory Hierarchy Design: A Performance Directed Approach (The Morgan Kaufmann Series in Computer Architecture and Design)
 
 
Tell the Publisher!
I'd like to read this book on Kindle

Don't have a Kindle? Get your Kindle here, or download a FREE Kindle Reading App.

Cache and Memory Hierarchy Design: A Performance Directed Approach (The Morgan Kaufmann Series in Computer Architecture and Design) [Hardcover]

Steven A. Przybylski (Author)
2.0 out of 5 stars  See all reviews (2 customer reviews)

Price: $108.00 & this item ships for FREE with Super Saver Shipping. Details
o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o
In Stock.
Ships from and sold by Amazon.com. Gift-wrap available.
Only 2 left in stock--order soon (more on the way).
Want it delivered Tuesday, February 14? Choose One-Day Shipping at checkout. Details
Textbook Student FREE Two-Day Shipping for students on millions of items. Learn more

Formats

Amazon Price New from Used from
Hardcover $108.00  

Book Description

May 15, 1990 1558601368 978-1558601369 1

An authoritative book for hardware and software designers. Caches are by far the simplest and most effective mechanism for improving computer performance. This innovative book exposes the characteristics of performance-optimal single and multi-level cache hierarchies by approaching the cache design process through the novel perspective of minimizing execution times. It presents useful data on the relative performance of a wide spectrum of machines and offers empirical and analytical evaluations of the underlying phenomena. This book will help computer professionals appreciate the impact of caches and enable designers to maximize performance given particular implementation constraints.


Frequently Bought Together

Customers buy this book with Cache Memory Book, The, Second Edition (The Morgan Kaufmann Series in Computer Architecture and Design) $81.60

Cache and Memory Hierarchy Design: A Performance Directed Approach (The Morgan Kaufmann Series in Computer Architecture and Design) + Cache Memory Book, The, Second Edition (The Morgan Kaufmann Series in Computer Architecture and Design)
Price For Both: $189.60

Show availability and shipping details


Customers Who Bought This Item Also Bought


Editorial Reviews

Review

A widely read and authoritative book for hardware and software designers. Caches are by far the simplest and most effective mechanism for improving computer performance. This innovative book exposes the characteristics of performance-optimal single and multi-level cache hierarchies by approaching the cache design process through the novel perspective of minimizing execution times. It presents useful data on the relative performance of a wide spectrum of machines and offers empirical and analytical evaluations of the underlying phenomena. This book will help computer professionals appreciate the impact of caches and enable designers to maximize performance given particular implementation constraints. -- Book Description

From the Back Cover

An authoritative book for hardware and software designers. Caches are by far the simplest and most effective mechanism for improving computer performance. This innovative book exposes the characteristics of performance-optimal single and multi-level cache hierarchies by approaching the cache design process through the novel perspective of minimizing execution times. It presents useful data on the relative performance of a wide spectrum of machines and offers empirical and analytical evaluations of the underlying phenomena. This book will help computer professionals appreciate the impact of caches and enable designers to maximize performance given particular implementation constraints.


Product Details

  • Hardcover: 223 pages
  • Publisher: Morgan Kaufmann; 1 edition (May 15, 1990)
  • Language: English
  • ISBN-10: 1558601368
  • ISBN-13: 978-1558601369
  • Product Dimensions: 9.3 x 6.3 x 0.9 inches
  • Shipping Weight: 1.1 pounds (View shipping rates and policies)
  • Average Customer Review: 2.0 out of 5 stars  See all reviews (2 customer reviews)
  • Amazon Best Sellers Rank: #1,863,554 in Books (See Top 100 in Books)

More About the Author

Discover books, learn about writers, read author blogs, and more.

 

Customer Reviews

2 Reviews
5 star:    (0)
4 star:    (0)
3 star:
 (1)
2 star:    (0)
1 star:
 (1)
 
 
 
 
 
Average Customer Review
2.0 out of 5 stars (2 customer reviews)
 
 
 
 
Share your thoughts with other customers:
Most Helpful Customer Reviews

6 of 6 people found the following review helpful:
3.0 out of 5 stars Outdated, software-centric, July 20, 2005
By 
Mike Blaszczak (Mercer Island, WA, USA) - See all my reviews
(REAL NAME)   
Amazon Verified Purchase(What's this?)
This review is from: Cache and Memory Hierarchy Design: A Performance Directed Approach (The Morgan Kaufmann Series in Computer Architecture and Design) (Hardcover)
The big problem with this book is that it's outdated. More than fifteen years old, it studies relatively small kilobyte-sized caches when today's computers are using multi-megabyte caches. The treatment of multi-level caches isn't very strong, and ignores L3 caches completely. The book studies VAX and old RISC architectures, which have some carry-over to today's machines but are not directly applicable. The book doesn't describe MESI or any of the related multi-processor protocols.

The blurb here at Amazon says the book is useful to both software and hardware engineers, though I can't imagine that to be true. The hardware-appropriate details only cover power consumption, and don't deal with partitioning, leveling, associativity imlpementations, concurrency, and so on.

But on to the strong points: The book does a great job of explaining how older memory caches work. The main point of the book, in fact, is developing, describing, and studying mathematical models for cache performance and implementation. The author examines a variety of different structures for caches, both in commercial products and in hypothetical architectures.

By simulating the performance of the respective machiens, he shows how they really work. Trade-offs between cache size, block size, and set associativity are modeled and graphed very carefully, and the tradeoffs discussed in-depth.

I just love some of the sundries the book offers: a thoughtful symbols table explains the variables and the symbols the author consistently uses throughout the book. The biblography is very valuable. though it doesn't cite any papers newer than 1990, it provides a wealth of references for further research. The index could have used a little more attention.
Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No


0 of 3 people found the following review helpful:
1.0 out of 5 stars a book NOT for designer, June 21, 2007
This review is from: Cache and Memory Hierarchy Design: A Performance Directed Approach (The Morgan Kaufmann Series in Computer Architecture and Design) (Hardcover)
"If you plane to design a Cache memory system, this book is NOT for you. It's just a collection of statistcal measurements."
Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No

Share your thoughts with other customers: Create your own review
 
 
 
Only search this product's reviews



Inside This Book (learn more)
First Sentence:
This chapter and the next provide the foundation on which this book rests. Read the first page
Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
cycle time penalty, cycle time degradation, global miss ratio, candidate caches, upstream cache, mean memory access time, fetch strategy, compulsory miss rate, fetch strategies, miss ratio ratio, total cycle count, downstream cache, optimal cache size, cache cycle time, cache design space, memory fetch time, fetch size, memory hierarchy design, cache miss cycles, caches greater, main memory access time, set associativity, cache miss penalty, total cache size, optimal block size
Key Phrases - Capitalized Phrases (CAPs): (learn more)
Cache Figure, Globally Optimum Cache Design, Cache Parameters Figure, Cycle Count Breakdown, Delayed Read, Main Memory Fetches, Read Miss Time, Relative Main Memory Time Figure
New!
Books on Related Topics | Concordance | Text Stats
Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
Search Inside This Book:




What Other Items Do Customers Buy After Viewing This Item?


Tag this product

 (What's this?)
Think of a tag as a keyword or label you consider is strongly related to this product.
Tags will help all customers organize and find favorite items.
Your tags: Add your first tag
 

Sell a Digital Version of This Book in the Kindle Store

If you are a publisher or author and hold the digital rights to a book, you can sell a digital version of it in our Kindle Store. Learn more

Customer Discussions

This product's forum
Discussion Replies Latest Post
No discussions yet

Ask questions, Share opinions, Gain insight
Start a new discussion
Topic:
First post:
Prompts for sign-in
 


Active discussions in related forums
Search Customer Discussions
Search all Amazon discussions
   
Related forums


Listmania!


Create a Listmania! list

So You'd Like to...


Create a guide


Look for Similar Items by Category


Look for Similar Items by Subject