Engineering & Transportation
  • List Price: $119.00
  • Save: $11.04 (9%)
Only 7 left in stock (more on the way).
Ships from and sold by
Gift-wrap available.
Constraining Designs for ... has been added to your Cart
+ $3.99 shipping
Used: Good | Details
Sold by HPB-Ohio
Condition: Used: Good
Comment: Item may show signs of shelf wear. Pages may include limited notes and highlighting. Includes supplemental or companion materials if applicable. Access codes may or may not work. Connecting readers since 1972. Customer service is our top priority.
Access codes and supplements are not guaranteed with used items.
Sell yours for a Gift Card
We'll buy it for $16.24
Learn More
Sell It Now
Have one to sell? Sell on Amazon
Flip to back Flip to front
Listen Playing... Paused   You're listening to a sample of the Audible audio edition.
Learn more
See all 2 images

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) Hardcover – May 7, 2013

ISBN-13: 978-1461432685 ISBN-10: 1461432685 Edition: 2013th

Buy New
Price: $107.96
28 New from $86.39 12 Used from $81.87
Rent from Amazon Price New from Used from
"Please retry"
"Please retry"
$86.39 $81.87
"Please retry"
Free Two-Day Shipping for College Students with Amazon Student Free%20Two-Day%20Shipping%20for%20College%20Students%20with%20Amazon%20Student

Frequently Bought Together

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) + Static Timing Analysis for Nanometer Designs: A Practical Approach + An ASIC Low Power Primer: Analysis, Techniques and Specification
Price for all three: $380.44

Buy the selected items together
Hero Quick Promo
Save up to 90% on Textbooks
Rent textbooks, buy textbooks, or get up to 80% back when you sell us your books. Shop Now

Product Details

Editorial Reviews

From the Back Cover

This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

 ·         Provides a hands-on guide to synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints;

·         Includes key topics of interest to a synthesis, static timing analysis or  place and route engineer;

·         Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing;

·         Explains fundamental concepts and provides exact command syntax.

About the Author

Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx.

Sridhar Gangadharan  is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass  RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.

More About the Author

Discover books, learn about writers, read author blogs, and more.

Customer Reviews

There are no customer reviews yet.
5 star
4 star
3 star
2 star
1 star
Share your thoughts with other customers