Amazon.com: Economics of Electronic Design, Manufacture and Test (Frontiers in Electronic Testing) (9780792394716): M. Abadir, T. Ambler: Books
Economics of Electronic Design, Manufacture and Test and over one million other books are available for Amazon Kindle. Learn more


or
Sign in to turn on 1-Click ordering.
or
Amazon Prime Free Trial required. Sign up when you check out. Learn More
More Buying Choices
Have one to sell? Sell yours here
Economics of Electronic Design, Manufacture and Test (Frontiers in Electronic Testing)
 
 
Start reading Economics of Electronic Design, Manufacture and Test on your Kindle in under a minute.

Don't have a Kindle? Get your Kindle here, or download a FREE Kindle Reading App.

Economics of Electronic Design, Manufacture and Test (Frontiers in Electronic Testing) [Hardcover]

M. Abadir (Editor), T. Ambler (Editor)

Price: $149.00 & this item ships for FREE with Super Saver Shipping. Details
o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o
In Stock.
Ships from and sold by Amazon.com. Gift-wrap available.
Only 1 left in stock--order soon (more on the way).
Want it delivered Monday, February 27? Choose One-Day Shipping at checkout. Details
Textbook Student FREE Two-Day Shipping for students on millions of items. Learn more

Formats

Amazon Price New from Used from
Kindle Edition $106.70  
Hardcover $149.00  
Paperback $118.55  

Book Description

September 30, 1994 0792394712 978-0792394716
The general understanding of design is that it should lead to a manufacturable product. Neither the design nor the process of manufacturing is perfect. As a result, the product will be faulty, will require testing and fixing. Where does economics enter this scenario? Consider the cost of testing and fixing the product. If a manufactured product is grossly faulty, or too many of the products are faulty, the cost of testing and fixing will be high. Suppose we do not like that. We then ask what is the cause of the faulty product. There must be something wrong in the manufacturing process. We trace this cause and fix it. Suppose we fix all possible causes and have no defective products. We would have eliminated the need for testing. Unfortunately, things are not so perfect. There is a cost involved with finding and eliminating the causes of faults. We thus have two costs: the cost of testing and fixing (we will call it cost-1), and the cost of finding and eliminating causes of faults (call it cost-2). Both costs, in some way, are included in the overall cost of the product. If we try to eliminate cost-1, cost-2 goes up, and vice versa. An economic system of production will minimize the overall cost of the product. Economics of Electronic Design, Manufacture and Test is a collection of research contributions derived from the Second Workshop on Economics of Design, Manufacture and Test, written for inclusion in this book.

Product Details


Customer Reviews


There are no customer reviews yet.
Video reviews
Video reviews
Amazon now allows customers to upload product video reviews. Use a webcam or video camera to record and upload reviews to Amazon.



Inside This Book (learn more)
First Sentence:
Engineers are often concerned with optimizing the technological efficiency. Read the first page
Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
partial scan approaches, test strategy planning, expected test length, test strategy planner, detectability clusters, test pattern sequences, using cluster mean, fault spectrum, specified fault coverage, fuzzy optimization models, implementing boundary scan, made scannable, multichip systems, surface mount modules, area array bonding, using boundary scan, tester resources, error detection efficiency, boundary scan cells, scan clock, cost advisor, boundary scan chain, format die, response verification, scan path
Key Phrases - Capitalized Phrases (CAPs): (learn more)
Monte Carlo, New York, Kluwer Academic Publishers, Brunel University, The Netherlands, Test of Computers, Test Conf, Multichip Systems Design Advisor, High Value Electronics Division, International Conference, University of Texas, Ellis Horwood, Fault Coverage Fig, Mid-Point Estimate, Pessimistic Estimate, Previous Form, University of Southern California, High Level Test Economics Advisor, Next Form, Node Node Type Test Method, Observed Value, Test Stage Data, The Economics of Automatic Testing, Chartered Engineer, International Workshops
New!
Books on Related Topics | Concordance | Text Stats
Browse Sample Pages:
Front Cover | First Pages | Index | Back Cover | Surprise Me!
Search Inside This Book:




Tag this product

 (What's this?)
Think of a tag as a keyword or label you consider is strongly related to this product.
Tags will help all customers organize and find favorite items.
Your tags: Add your first tag
 

Customer Discussions

This product's forum
Discussion Replies Latest Post
No discussions yet

Ask questions, Share opinions, Gain insight
Start a new discussion
Topic:
First post:
Prompts for sign-in
 


Active discussions in related forums
Search Customer Discussions
Search all Amazon discussions
   
Related forums


Listmania!


Create a Listmania! list

So You'd Like to...


Create a guide


Look for Similar Items by Category


Look for Similar Items by Subject