Intended for an introductory course in digital logic design. The authors provide a balance between classical and modern design approaches. Basic concepts are introduced using simple log circuits, which are designed by using both manual techniques and modern CAD-tool-based methods.
--This text refers to an out of print or unavailable edition of this title.
FREE Two-Day Shipping for Students. Learn more |
| ||||||||||||||||||
 Sell Back Your Copy for $8.30
Whether you buy it used on Amazon for $27.50 or somewhere else, you can sell it back through our Book Trade-In Program at the current price of $8.30.
Used Price$27.50
Trade-in Price$8.30
Price after
Trade-in$19.20 |
Book Description
Editorial Reviews
About the Author
Zvonko Vranesic (Toronto, Canada) Professor of Computer Engineering at Toronto University, Canada.
Product Details
Would you like to update product info or give feedback on images?
|
More About the Authors
Discover books, learn about writers, read author blogs, and more.
Customer Reviews
|
Share your thoughts with other customers:
|
||||||||||||||||||||||
|
Most Helpful Customer Reviews
2 of 2 people found the following review helpful:
4.0 out of 5 stars
Beware!!,
Amazon Verified Purchase(What's this?)
This review is from: Fundamentals of Digital Logic with Verilog Design (Mcgraw-Hill Series in Electrical and Computer Engineering) (Hardcover)
The content is the same as the 2nd edt, but homework is different. So if you are asked to buy the 2nd edt, you can use this text but make sure you have access to the 2nd to do homework.
1 of 14 people found the following review helpful:
4.0 out of 5 stars
Very Good but late arrival,
This review is from: Fundamentals of Digital Logic with Verilog Design (Hardcover)
THe book was in excellent condition but the only flaw was that it arrived after 20 days...very slow service...go to some other sellers...avoid these people...!!!
Share your thoughts with other customers: Create your own review
|
|
Inside This Book
(learn more)
Browse and search another edition of this book.
Browse and search another edition of this book.
First Sentence:
This book is about logic circuits-the circuits from which computers are built. Read the first page Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
reduced flow table, module fulladd, merger diagram, conditional output box, datapath circuit, multibit signals, cubical representation, next active clock edge, next positive clock edge, positional number representation, add sub module, coin receptor, arbiter circuit, gate level primitives, asynchronous sequential circuits, multiplexer select inputs, negative logic system, acf file, sorting circuit, prime implicants, positive logic system, state output state, unspecified outputs, other macrocells, timing simulation Key Phrases - Capitalized Phrases (CAPs): (learn more)
Present Next, New York, Digital Design, Englewood Cliffs, Reset Figure, Upper Saddle River, Clock Figure, Resetn Clock, Circuit Clock, Give Verilog, Redwood City, Clock Resetn, Reset Clock, San Francisco, World Wide Web, Altera Corporation, Chip Design, Computer Aided Logical Design, Doone Publications, Graphic Editor, Idle Figure, Morgan Kaufmann, Practical Primer, Star Galaxy Publishing, Verilog Digital System Design New!
Books on Related Topics | Concordance | Text Stats Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
This book is about logic circuits-the circuits from which computers are built. Read the first page Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
reduced flow table, module fulladd, merger diagram, conditional output box, datapath circuit, multibit signals, cubical representation, next active clock edge, next positive clock edge, positional number representation, add sub module, coin receptor, arbiter circuit, gate level primitives, asynchronous sequential circuits, multiplexer select inputs, negative logic system, acf file, sorting circuit, prime implicants, positive logic system, state output state, unspecified outputs, other macrocells, timing simulation Key Phrases - Capitalized Phrases (CAPs): (learn more)
Present Next, New York, Digital Design, Englewood Cliffs, Reset Figure, Upper Saddle River, Clock Figure, Resetn Clock, Circuit Clock, Give Verilog, Redwood City, Clock Resetn, Reset Clock, San Francisco, World Wide Web, Altera Corporation, Chip Design, Computer Aided Logical Design, Doone Publications, Graphic Editor, Idle Figure, Morgan Kaufmann, Practical Primer, Star Galaxy Publishing, Verilog Digital System Design New!
Books on Related Topics | Concordance | Text Stats Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
Citations (learn more)
This book cites 37
books:
See all 37 books this book cites
1
book
cites this book:
- Digital Logic Circuit Analysis and Design by Victor P. Nelson on 6 pages
- Fundamentals of Logic Design by Charles H. Roth on 5 pages
- Digital Design (3rd Edition) by M. Morris Mano on 5 pages
- Contemporary Logic Design (2nd Edition) by Randy H. Katz on 5 pages
- Fundamentals of Logic Design (with CD-ROM) by Jr. Charles H. Roth on 5 pages
See all 37 books this book cites
Books on Related Topics
(learn more)
|
What Other Items Do Customers Buy After Viewing This Item?
Suggested Tags from Similar Products(What's this?)Be the first one to add a relevant tag (keyword that's strongly related to this product).
|
Sell a Digital Version of This Book in the Kindle Store
If you are a publisher or author and hold the digital rights to a book, you can sell a digital version of it in our Kindle Store.
Learn more
Customer Discussions
|
This product's forum
Active discussions in related forums
Search Customer Discussions
|
Related forums
|
