New software tools and a sophisticated methodology above RTL are required to answer the challenges of designing an optimized application specific processor (ASIP). This book offers an automated and fully integrated implementation flow and compares it to common implementation practice. It provides case-studies that emphasize that neither the architectural advantages nor the design space of ASIPs are sacrificed for an automated implementation.
Optimized ASIP Synthesis from Architecture Description La...
and over one million other books are available for Amazon Kindle.
Learn more
FREE Two-Day Shipping for students on millions of items. Learn more |
| ||||||||||||||||||||||||
Book Description
Editorial Reviews
About the Author
Prof. Heinrich Meyr and Prof. Rainer Leupers have co-authored several books for Springer/Kluwer
Product Details
Would you like to update product info or give feedback on images?
|
More About the Author
Discover books, learn about writers, read author blogs, and more.
Customer Reviews
|
There are no customer reviews yet.
|
|||
|
Video reviews
|
Inside This Book
(learn more)
Key Phrases - Statistically Improbable Phrases (SIPs):
(learn more)
debug state machine, debug mechanism, instruction bit width, condition check implementation, exclusiveness information, epilogue handling, hardware model generation, resource sharing optimizations, high design efficiency, decision minimization, coding coverage, architectural efficiency, timing approximation, interpretive simulation, program breakpoints, computational building blocks, data breakpoints, compiled simulation, turbo decoding algorithm, coding graph, debug interface, exclusive execution, graph creation, conflict graphs, processor features Key Phrases - Capitalized Phrases (CAPs): (learn more)
Design Compiler, Unified Description Layer, Exclusive Operators New!
Books on Related Topics | Concordance | Text Stats Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
debug state machine, debug mechanism, instruction bit width, condition check implementation, exclusiveness information, epilogue handling, hardware model generation, resource sharing optimizations, high design efficiency, decision minimization, coding coverage, architectural efficiency, timing approximation, interpretive simulation, program breakpoints, computational building blocks, data breakpoints, compiled simulation, turbo decoding algorithm, coding graph, debug interface, exclusive execution, graph creation, conflict graphs, processor features Key Phrases - Capitalized Phrases (CAPs): (learn more)
Design Compiler, Unified Description Layer, Exclusive Operators New!
Books on Related Topics | Concordance | Text Stats Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
Books on Related Topics
(learn more)
|
Tag this product(What's this?)Think of a tag as a keyword or label you consider is strongly related to this product.
Tags will help all customers organize and find favorite items. |
Customer Discussions
|
This product's forum
Active discussions in related forums
Search Customer Discussions
|
Related forums
|
Listmania!
So You'd Like to...
Look for Similar Items by Category
- Books > Computers & Technology > Hardware > Design & Architecture
- Books > Computers & Technology > Hardware > Microprocessors & System Design > Microprocessor Design
- Books > Computers & Technology > Networking > Networks, Protocols & APIs
- Books > Computers & Technology > Networking > Wireless Networks
- Books > Computers & Technology > Programming > Languages & Tools
- Books > Computers & Technology > Programming > Software Design, Testing & Engineering > Software Development
- Books > New & Used Textbooks > Computer Science > Networking
- Books > New & Used Textbooks > Computer Science > Programming Languages
- Books > New & Used Textbooks > Computer Science > Software Design & Engineering
- Books > Professional & Technical > Engineering
