PCI Express* Electrical Interconnect Design [Paperback]

David Coleman (Author), Scott Gardiner (Author), Mohammad Kolbehdari (Author), Stephen Peters (Author)

Product Details

• Paperback: 280 pages
• Publisher: Intel Pr (October 2004)
• Language: English
• ISBN-10: 0974364991
• ISBN-13: 978-0974364995
• Product Dimensions: 8.8 x 7.5 x 0.9 inches
• Shipping Weight: 1.4 pounds
• Average Customer Review: 5.0 out of 5 stars  See all reviews (1 customer review)
• Amazon Best Sellers Rank: #1,405,097 in Books (See Top 100 in Books)

Customer Reviews

Most Helpful Customer Reviews

5.0 out of 5 stars Product Description, March 30, 2008

By 

Intel Press - See all my reviews
(REAL NAME)   

This review is from: PCI Express* Electrical Interconnect Design (Paperback)

Intel and other companies throughout the computer and communications industries are adopting PCI Express* technology as the successor to today's Conventional PCI* and PCI-X* architectures. The PCI Express serial architecture offers scalable bandwidth and advanced features to meet the I/O needs of next-generation systems.

PCI Express* Electrical Interconnect Design is a how-to guide for system design engineers, board and layout designers, signal integrity engineers, communication high-speed designers, test engineers and technicians, and validation engineers.

With design flowcharts, example schematics, and testing checklists at your fingertips, you will learn how to translate PCI Express electrical specifications into a reliable and robust interface implementation. Topics include:

Desktop, server, workstation, mobile, and communication system designs
Modeling and simulation in both frequency and time domains
Design guidelines for layout
Validation of the final design using measurement and correlation procedures



Customer Comments
"One can either spend a lot of time experimenting, or read this book. It offers the right level of details on the electrical guidelines. I especially find that chapters 5, 6 and 7 are a MUST READ for any hardware designers and CAD guys who want their board TO WORK!"

--Eric Duchesne, P.Eng., Avnet Design Services

About the Authors
Scott Gardiner is a Senior Hardware Engineer at Intel and holds a Master's degree in Electrical Engineering. Since joining Intel in 1997, Scott has made significant contributions to various high-speed interconnect and PCB designs. Involved with PCI Express since its inception, Scott was the lead engineer on one of Intel's first prototype PCI Express boards and a key contributor to Intel's first PCI Express desktop motherboard.

Dave Coleman is a Platform Application Engineer with 19 years of electrical engineering experience. At Intel, he specializes in electrical modeling and simulation of PCI Express platform designs. Dave is the co-author and editor of Intel's PCI Express Design Guide, and regularly contributes articles to Printed Circuit Design magazine.

Stephen Peters leads a group at Intel developing methodologies for validating next generation chip and board-level interfaces for PCI Express. Over the past 15 years, Stephen has designed high-speed bus interfaces and solved signal integrity issues. From 2001 through 2003, he served as chair of the I/O Buffer Information Specification (IBIS) Open Forum and continues to be major contributor to the IBIS specification.

Mohammad Kolbehdari is a Senior Staff Hardware Engineer at Intel involved with PCI Express interconnect design and simulation. He developed a 3D full-wave modeling methodology for high-speed bus and package design used extensively throughout Intel and is currently creating second-generation PCI Express design guidelines. Mohammad holds a PhD in Electrical Engineering and is a regular contributor to IEEE professional journals, COMPEL, and Journal of the Franklin Institute.