Customer Reviews


2 Reviews
5 star:
 (1)
4 star:    (0)
3 star:
 (1)
2 star:    (0)
1 star:    (0)
 
 
 
 
 
Average Customer Review
Share your thoughts with other customers
Create your own review
 
 
Only search this product's reviews

The most helpful favorable review
The most helpful critical review


5.0 out of 5 stars Must-have book for test engineers!
This is a must-have book for test engineers or test software developers in the integrated ckts industry. The book discusses how to optimize test time, tester memory and test hardware. Treatment of complex economics issues is thoughtfully presented. The methods are not patented and can be useful to the average test engineer.
Published on April 30, 2008 by Jim Green

versus
1 of 2 people found the following review helpful:
3.0 out of 5 stars Good book...but not essential
The book is one of a kind in SoC TRP approaches and contains lot of optmization procedures mostly using ILP and MILP..but the whole point if it is just a compendium of papers by the author. Students/ researchers who have access to the digital libraries of ieee/acm/kluwer have no need to purchase the book..I had all the papers and they were interesting and the authors are...
Published on February 20, 2004


Most Helpful First | Newest First

5.0 out of 5 stars Must-have book for test engineers!, April 30, 2008
This review is from: Test Resource Partitioning for System-on-a-Chip (FRONTIERS IN ELECTRONIC TESTING Volume 20) (Hardcover)
This is a must-have book for test engineers or test software developers in the integrated ckts industry. The book discusses how to optimize test time, tester memory and test hardware. Treatment of complex economics issues is thoughtfully presented. The methods are not patented and can be useful to the average test engineer.
Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No


1 of 2 people found the following review helpful:
3.0 out of 5 stars Good book...but not essential, February 20, 2004
By A Customer
This review is from: Test Resource Partitioning for System-on-a-Chip (FRONTIERS IN ELECTRONIC TESTING Volume 20) (Hardcover)
The book is one of a kind in SoC TRP approaches and contains lot of optmization procedures mostly using ILP and MILP..but the whole point if it is just a compendium of papers by the author. Students/ researchers who have access to the digital libraries of ieee/acm/kluwer have no need to purchase the book..I had all the papers and they were interesting and the authors are like the pioneers in the field but the book and the papers are one and the same..so save your money for a different book.
Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No


Most Helpful First | Newest First

This product

Test Resource Partitioning for System-on-a-Chip (FRONTIERS IN ELECTRONIC TESTING Volume 20)
$129.00
In Stock
Add to cart Add to wishlist