SystemVerilog for Verification, Second Edition: A Guide to Learning the Testbench Language Features by Chris Spear  (8)
$108.00
|
SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling by Stuart Sutherland  (4)
$125.00
|
Systemc from the Ground Up by David C. Black (9)
$129.00
|
Advanced FPGA Design: Architecture, Implementation, and Optimization by Steve Kilts  (6)
$87.30
|
Verification Methodology Manual for SystemVerilog by Janick Bergeron (4)
$105.00
|
This item is not eligible for Amazon Prime, but millions of other items are. Join Amazon Prime today. Already a member? Sign in.
Reuse Methodology Manual for System-on-a-Chip Designs
and over 130,000 other books are available for Amazon Kindle – Amazon’s new wireless reading device. Learn more
|
||||||||||||||||||||
Customers Who Bought This Item Also Bought
Editorial Reviews
Product Description
Silicon technology now allows us to build chips consisting of tens of millions of transistors. This technology promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the huge numbers of gates now available.
These designers see current design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant while design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity.
Reuse Methodology Manual for System-On-A-Chip Designs outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process.
From the Foreword
`Synopsys and Mentor Graphics have joined forces to help make IP reuse a reality. One of the goals of our Design Reuse Partnership is to develop, demonstrate, and document a reuse-based design methodology that works. The Reuse Manual (RMM) is the result of this effort.'
Aart J. de Geus, Synopsys, Inc.
Walden C. Rhines, Mentor Graphics Corporation
Book Info
Outlines a set of best practices for creating reusable designs for use in an SoC design methodology. The fundamental aspects of the methodology described have become widely adopted and are likely to form the foundation of chip design for some time to come. --This text refers to the Hardcover edition.
Silicon technology now allows us to build chips consisting of tens of millions of transistors. This technology promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the huge numbers of gates now available.
These designers see current design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant while design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity.
Reuse Methodology Manual for System-On-A-Chip Designs outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process.
From the Foreword
`Synopsys and Mentor Graphics have joined forces to help make IP reuse a reality. One of the goals of our Design Reuse Partnership is to develop, demonstrate, and document a reuse-based design methodology that works. The Reuse Manual (RMM) is the result of this effort.'
Aart J. de Geus, Synopsys, Inc.
Walden C. Rhines, Mentor Graphics Corporation
Book Info
Outlines a set of best practices for creating reusable designs for use in an SoC design methodology. The fundamental aspects of the methodology described have become widely adopted and are likely to form the foundation of chip design for some time to come. --This text refers to the Hardcover edition.
Product Details
Would you like to update product info or give feedback on images?
|
See all 4 customer reviews...
|
Inside Another Edition of this Book Citations: This book cites 9 books | 7 books that cite this book Explore: Citations | Books on Related Topics | Concordance | Text Stats Key Phrases - SIPs: corner case testing, floorplanning model, scan flops, poor coding style, macro verification (more) Key Phrases - CAPs: Reuse Methodology Manual, Foundation Library, Instruction Set Architecture, Implementation Verification, Synopsys Documentation Browse Sample Pages: |