• List Price: $79.99
  • Save: $61.85 (77%)
Rented from RentU
To Rent, select Shipping State from options above
Due Date: Dec 22, 2014
FREE return shipping at the end of the semester. Access codes and supplements are not guaranteed with rentals.
FREE Shipping on orders over $35.
Condition: Used: Good
Comment: Solid used copy with wear to covers and internal markings. Ships directly to you with tracking from Amazon's warehouse - fast, secure and FREE WITH AMAZON PRIME.
Access codes and supplements are not guaranteed with used items.
Add to Cart
Trade in your item
Get a $7.19
Gift Card.
Have one to sell? Sell on Amazon
Flip to back Flip to front
Listen Playing... Paused   You're listening to a sample of the Audible audio edition.
Learn more
See this image

The Unabridged Pentium 4: IA32 Processor Genealogy Paperback – August 5, 2004

ISBN-13: 078-5342246568 ISBN-10: 032124656X

Used
Price: $30.18
Rent
Price: $18.14
7 New from $48.63 17 Used from $26.25
Rent from Amazon Price New from Used from
Paperback
"Please retry"
$18.14
$48.63 $26.25

Free%20Two-Day%20Shipping%20for%20College%20Students%20with%20Amazon%20Student



Customers Who Bought This Item Also Bought

NO_CONTENT_IN_FEATURE

Save up to 90% on Textbooks
Rent textbooks, buy textbooks, or get up to 80% back when you sell us your books. Shop Now

Product Details

  • Paperback: 1744 pages
  • Publisher: Addison-Wesley Professional (August 5, 2004)
  • Language: English
  • ISBN-10: 032124656X
  • ISBN-13: 978-0321246561
  • Product Dimensions: 2.4 x 7.2 x 9.1 inches
  • Shipping Weight: 5.6 pounds
  • Average Customer Review: 4.0 out of 5 stars  See all reviews (2 customer reviews)
  • Amazon Best Sellers Rank: #1,530,459 in Books (See Top 100 in Books)

Editorial Reviews

From the Back Cover

“In this monumental new book, Tom Shanley pulls together 15 years of history of Intel’s mainline microprocessors, the most popular and important computer architecture in history. Shanley has a keen eye for the salient facts, and an outstanding sense for how to organize and display the material for easy accessibility by the reader. If you want to know what does this bit control, what does that feature do, and how did those instructions evolve through several generations of x86, this is the reference book for you. This is the book Intel should have written, but now they don’t have to.”

         —Bob Colwell, Intel Fellow

The Unabridged Pentium 4 offers unparalleled coverage of Intel’s IA32 family of processors, from the 386 through the Pentium 4 and Pentium M processors. Unlike other texts, which address solely a hardware or software audience, this book serves as a comprehensive technical reference for both audiences. Inside, Tom Shanley covers not only the hardware design and software enhancements of Intel’s latest processors, he also explains the relationship between these hardware and software characteristics. As a result, readers will come away with a complete understanding of the processor’s internal architecture, the Front Side Bus (FSB), the processor’s relationship to the system, and the processor’s software architecture.

Essential topics covered include:

  • Goals of single-task and multi-task operating systems
  • The 386 processor—the baseline ancestor of the IA32 processor family
  • The 486 processor, including a cache primer
  • The Pentium processor
  • The P6 roadmap, P6 processor core, and P6 FSB
  • The Pentium Pro processor, including the Microcode Update feature
  • The Pentium II and the Pentium II Xeon and Celeron processors
  • The Pentium III and the Pentium III Xeon and Celeron processors
  • The Pentium 4 processor family
  • The Pentium M processor
  • Processor identification, System Management Mode, and the IO and Local APICs

An “at-a-glance” table of contents allows readers to quickly find topics ranging from 386 Demand Mode Paging to Pentium 4 CPU Arbitration.

The accompanying CD-ROM contains 16 extra chapters.

Whether you design software or hardware or are responsible for system maintenance or customer support, The Unabridged Pentium 4 will prove an invaluable reference to the world’s most widely used microprocessor chips.

MindShare’s PC System Architecture series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Books in the series are intended for use by hardware and software designers, programmers, and support personnel.

One of the leading technical training companies in the hardware industry, MindShare, Inc., provides innovative courses for dozens of companies, including HP, AMD, IBM, and Compaq. Through these classes and by writing the highly regarded PC System Architecture Series for Addison-Wesley, MindShare trainers emphasize the relationships of hardware subsystems to each other as well as the relationship between software and hardware.



032124656XB09152004

Excerpt. © Reprinted by permission. All rights reserved.

The IA32 Architecture Specification

There is no document that is officially referred to as the IA32 Architecture Specification. Rather, it consists of the three volume set consisting of:

  • IA-32 Intel® Architecture Software Developer’s Manual Volume 1: Basic Architecture.
  • IA-32 Intel® Architecture Software Developer’s Manual Volume 2: Instruction Set Reference.
  • IA-32 Intel® Architecture Software Developer’s Manual Volume 3: System Programming Guide.

While the specification defines the register set, the instruction set and the software exceptions, it does not include the specific methodologies used to implement a specific processor. For example, the following design decisions are outside the scope of the specification:

  • Whether or a processor design includes caches and, if so, the number of, size of, and architecture of the caches.
  • Whether or not a processor design includes one or more TLBs and, if so, the number of, size of, and architecture of the TLBs.
  • The type of bus that connects the processor to the system.
  • The number and types of instruction execution units.

The Pentium® 4 Is the Sum of Its Ancestors

The Pentium® 4 processor embodies all of the software characteristics that were incrementally introduced over the years since the introduction of the 386 processor. This software environment evolution consists of three elements:

  • The evolution of the register set.
  • The evolution of the instruction set.
  • The evolution of the software exceptions.

There is real value in understanding how the architecture has grown over the years.

The CD

The CD that accompanies the book contains an additional 16 chapters of material that could not be included in the book due to binding constraints. This material is provided in the form of a PDF file.

Cautionary Note

The reader should keep in mind that MindShare’s book series often deals with rapidly evolving technologies. This being the case, it should be recognized that the book is a “snapshot” of the state of the targeted technology at the time that the book was completed. We attempt to update each book on a timely basis to reflect changes in the targeted technology, but, due to various factors (waiting for the next version of the spec to be “frozen,” the time necessary to make the changes, and the time to produce the books and get them out to the distribution channels), there will always be a delay.

The Specification Is the Final Word

As with all of our books, this book represents the author’s interpretation of the specification. When in doubt, the Intel specification is the final word.

Bits Versus Bytes Notation

All abbreviations for “bits” use lower case. For example:

  • 2.5Gb/s = 2.5 Gigabits per second.
  • 2Mb = 2 Megabits.

All references to “bytes” are specified in upper case. For example:

  • 10MB/s = 10 Megabytes per second.
  • 2KB = 2 Kilobytes.

Other designations:

  • “lsb” refers to the least-significant bit.
  • “LSB” refers to the least-significant byte.
  • “msb” refers to the most-significant bit.
  • “MSB” refers to the most-significant byte.

Bit Fields (Logical Groups of Bits or Signals)

In many cases, bit fields are documented as 15:8, with this example referring to bits 8 through 15.

Signal Names

Each signal name is either followed by the “#” suffix or not. The “#” suffix indicates that the signal is asserted (i.e., active) when driven to an electrical low. Conversely, a signal name without the suffix is asserted when at the electrically high level. Some examples:

  • SMI#, RESET# and MCERR# are asserted when low.
  • BOOTSELECT and PWRGOOD are asserted when high.

Visit Our Web Site

In addition to listing all of our courses and books, our web site contains:

  • Forums for posting questions to our staff.
  • Errata for a number of the books.
  • Information on the courses that we teach at your site as well as live over the web to your site(s).
  • Short courses available for viewing.
  • Technical papers.

www.mindshare.com

Our publisher’s web site contains a listing or our currently available books and includes pricing and ordering information. Their home page is accessible at:

www.aw.com/devpress/

We Want Your Feedback

MindShare values your comments and suggestions. You can contact us via mail, phone, fax or Internet email.

Phone: (719) 487-1417 and in the U.S. (800) 633-1440.
Fax: (719) 487-1434.
Technical seminars: E-mail nancy@mindshare.com.
Technical questions: E-mail tom@mindshare.com, or don@mindshare.com.

Mailing Address:
MindShare, Inc.
4285 Slash Pine Drive
Colorado Springs, CO 80908

More About the Author

Discover books, learn about writers, read author blogs, and more.

Customer Reviews

4.0 out of 5 stars
5 star
0
4 star
2
3 star
0
2 star
0
1 star
0
See both customer reviews
Share your thoughts with other customers

Most Helpful Customer Reviews

17 of 18 people found the following review helpful By Richard Bejtlich on December 28, 2004
Format: Paperback
Page 1 of 'The Unabridged Pentium 4' (TUP4) claims 'there is real value in understanding how the architecture has grown over the years,' where the 'architecture' is the IA-32 register set, instruction set, and software exceptions. If you accept this premise, you will find TUP4 to be a valuable book. If you are looking for detail on the lowest-level of programming on IA-32, you should download Intel's free IA-32 Intel Architecture Software Developer s Manual.

Readers looking for information on IA-32 architecture can first turn to three free books Intel provides in .pdf format: Volume 1: Basic Architecture (448 pp); Volumes 2A (580 pp) & 2B (416 pp): Instruction Set Reference; and Volume 3: System Programming Guide (838 pp), for a total of 2282 pp. Volume 1 describes the basic architecture and programming environment of an IA-32 processor. Volumes 2A & 2B are aimed at application programmers and describe the instruction set of the processor and the opcode structure. Volume 3, for OS engineers and BIOS designers, describes the OS support environment of an IA-32 processor and IA-32 processor compatibility information.

TUP4 differs from these volumes in that TUP4 describes Intel processors from a historical and evolutionary standpoint. Although TUP4 has 'Pentium 4' in its title, it begins with the 386 CPU and even makes comparison to 286 and prior CPUs. TUP4 'builds' the P4 by beginning with the 386 and adding features over time. I found this approach helpful to explain why Intel has ended up with the architecture in the P4.

The book's descriptions tend to be thorough and detailed.
Read more ›
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again
1 of 1 people found the following review helpful By W Boudville HALL OF FAMETOP 1000 REVIEWERVINE VOICE on September 23, 2004
Format: Paperback
Well should the title say Unabridged. It would not go nicely for you to drop this 1633 page tome on your feet!

The book is aimed squarely at a traditional electrical engineering hardware person. Who hopefully already has extensive experience in designing a chipset or motherboard around a microprocessor. Where, needless to say, it would be even more advantageous if that cpu was an earlier Pentium or x86.

A lot of familiar type material here. The details are specific to this latest cpu, of course. But you should been well conversant with state transition diagrams for various pins on a chip, as functions of input signals on other pins. The book also has many details like setup and hold time requirements for how long a signal must be stable at a pin, relative to some other parameter, like the edge of a clock cycle. These ideas have been around for decades. So it is nice that what you might have learnt in the 70s and 80s are still applicable here, albeit at much higher clock speeds.

The book is a reference manual, in case you haven't figured that out already. I cannot imagine someone reading this cover to cover. It also shows that the company, Mindshare, that authored the book (and similar others), has chosen to reside in a very specialised niche. Where the sheer complexity may deter competition.
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again

Customer Images

Search

What Other Items Do Customers Buy After Viewing This Item?