Timing Verification of Application-Specific Integrated Circuits (ASICs) [Hardcover]

Farzad Nekoogar (Author)

Book Description

Publication Date: June 24, 1999 | ISBN-10: 0137943482 | ISBN-13: 978-0137943487 | Edition: 1

79434-7 It's About Time In today's high-speed designs, timing analysis is critical to success. This is the first book to focus exclusively on these crucial timing issues, with special emphasis on timing verification of ASICs. Timing Verification of Application Specific Integrated Circuits (ASICs) highlights principles and techniques over specific tools. This method makes the materials applicable to a variety of logic design approaches, especially in the field of deep submicron digital design. Topics include: * Clock definitions, multicycle paths, false paths, and phase-locked loops * Behavioral and structural RTL coding for timing * Timing analysis of FPGAs * Pre and Post layout timing analysis * Synthesis and Timing constraints * EDA timing tools Numerous design examples and Verilog codes offer practical illustrations of all the concepts. Timing Verification of Application Specific Integrated Circuits (ASICs) is a must for all logic designers concerned with the accuracy of timing and clock issues.

Editorial Reviews

From the Inside Flap

Preface

This book describes the theory and applications of timing verification of application-specific integrated circuits (ASICs). Timing verification is a relatively new concept, which is why most books on digital systems do not cover the issue. This book lays out the fundamental principles of effective timing verification, and it makes good use of the examples that reflect the current issues facing logic designers.

The following items characterize this book:

Timing verification as opposed to functional verification is the primary focus. (Functional simulation has been adequately covered in other books.)Principles and techniques as opposed to specific tools are emphasized. Once designers understand the underlying principles of timing analysis, they can apply them with various timing tools.Design flow for deep-submicron ASICs and FPGA designs are fully covered.Numerous design examples and HDL codes to illustrate the concepts discussed in the book are provided.

This book is to be used for self-study by practicing engineers. Design and verification engineers who are working with ASICs and FPGAs will find the book very useful. Upper-level undergraduate and graduate students in electrical engineering can use it as a reference book in design courses in timing analysis and related topics.

The material covered in this book requires some understanding of the Electronic Design Automation (EDA) tools and an initial course in logic design.

The book is organized into two parts:

Part I (chapters 1 and 2) introduces the fundamental concepts involved in timing verification. Including clock definitions, multicycle paths, false paths, and phase-locked loops.

Part II (chapters 3 and 4) covers specific timing issues related to ASICs and FPGAs, respectively.

Chapter 1 gives an overview of timing verification and static timing analysis. It contrasts timing verification with functional verification. Typical goals of timing verification in digital systems are presented. This chapter ends with an example of interface timing analysis.

Chapter 2 introduces the concepts of timing analysis with design examples. It specifically discusses such clocking methods as gated clocks, multifrequency clocks, and multiphase clocks. It introduces the concepts of multicycle paths, false paths, and timing constraints (such as setup, hold, recovery, and pulse width).

Chapter 3 discusses the deep submicron ASIC design flow and application of timing analysis in the design process. It includes discussion of prelayout and postlayout timing verification. The chapter also discusses behavioral and structural RTL coding for timing, synthesis and timing constraint, and the ASIC sign-off checklist. We make the concepts concrete with numerous examples.

Chapter 4 discusses timing concepts in programmable logic-based designs. It covers design flow, timing parameters, timing analysis, and HDL synthesis and software development systems. We present the most commonly used programmable logic devices (Actel, Altera, and Xilinx) and associated timing issues.

Appendices A, B, and C discuss the EDA timing tools of PrimeTime, Pearl, and TimingDesigner respectively.

Appendix D covers some concepts of transistor-level timing verification.— Farzad Nekoogar

From the Back Cover

79434-7

It's About Time

In today's high-speed designs, timing analysis is critical to success. This is the first book to focus exclusively on these crucial timing issues, with special emphasis on timing verification of ASICs. Timing Verification of Application Specific Integrated Circuits (ASICs) highlights principles and techniques over specific tools. This method makes the materials applicable to a variety of logic design approaches, especially in the field of deep submicron digital design. Topics include:

• Clock definitions, multicycle paths, false paths, and phase-locked loops
• Behavioral and structural RTL coding for timing
• Timing analysis of FPGAs
• Pre and Post layout timing analysis
• Synthesis and Timing constraints
• EDA timing tools

Numerous design examples and Verilog codes offer practical illustrations of all the concepts. Timing Verification of Application Specific Integrated Circuits (ASICs) is a must for all logic designers concerned with the accuracy of timing and clock issues.

See all Editorial Reviews

Product Details

• Hardcover: 208 pages
• Publisher: Prentice Hall; 1 edition (June 24, 1999)
• Language: English
• ISBN-10: 0137943482
• ISBN-13: 978-0137943487
• Product Dimensions: 9.5 x 7.2 x 0.8 inches
• Shipping Weight: 12 ounces (View shipping rates and policies)
• Average Customer Review: 4.6 out of 5 stars  See all reviews (5 customer reviews)
• Amazon Best Sellers Rank: #1,591,070 in Books (See Top 100 in Books)

More About the Author

Discover books, learn about writers, read author blogs, and more.

Customer Reviews

Most Helpful Customer Reviews

9 of 9 people found the following review helpful:

5.0 out of 5 stars A "must-have" book for practicing ASIC engineers, July 24, 2000

By 

Eugene A. Davis - See all my reviews

This review is from: Timing Verification of Application-Specific Integrated Circuits (ASICs) (Hardcover)

The book has detailed information on timing issues of ASICs and FPGAs, such as pre and post layout timing analysis. Several comprehensive examples on timing analysis using different available STA tools makes the book a practical guide for verification engineers. The book also covers some RTL coding examples for timing, however it is made solely for timing verification not a book for learning HDL languages, therefore trying to criticize the programming part of the book as in previous review is irrelevant let alone trying to correct spelling.

2 of 2 people found the following review helpful:

5.0 out of 5 stars Very good book for the beginners, July 20, 2003

By 

Jack Port "HIMM" (San diego,CA) - See all my reviews

This review is from: Timing Verification of Application-Specific Integrated Circuits (ASICs) (Hardcover)

This is a really good book for the beginners to understand the timing verification in ASIC flow.There are not many books in this area which explain things clearly.Most of them get lost in the syntax and modules of coding. 90% percent of ASIC design is done with synopsys tools and book authors tell more about the tool syntax than why they are there.This book has minimum of tool syntax.It is SIMPLE and that is its greatest quality.Most people who have reviewed the book have given good ratings.The one that is bad must be from an experienced person.This book is not for an expert in this field.

3 of 4 people found the following review helpful:

5.0 out of 5 stars Very useful, December 4, 2000

By 

Zackaria Moursi (San Jose, California) - See all my reviews

This review is from: Timing Verification of Application-Specific Integrated Circuits (ASICs) (Hardcover)

A clearly written, concise, and very helpful book.