Programming Books C Java PHP Python Learn more Browse Programming Books
Buy New
  • List Price: $64.99
  • Save: $13.17 (20%)
Only 9 left in stock (more on the way).
Ships from and sold by
Gift-wrap available.
Add to Cart
Trade in your item
Get a $7.83
Gift Card.
Have one to sell? Sell on Amazon
Flip to back Flip to front
Listen Playing... Paused   You're listening to a sample of the Audible audio edition.
Learn more
See this image

UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers Paperback – July 10, 1994

ISBN-13: 978-0201633382 ISBN-10: 0201633388 Edition: 1st

Buy New
Price: $51.82
28 New from $41.29 34 Used from $18.03 1 Collectible from $68.95
Amazon Price New from Used from
"Please retry"
$41.29 $18.03


Frequently Bought Together

UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers + UNIX Internals: The New Frontiers
Price for both: $168.08

Buy the selected items together
  • UNIX Internals: The New Frontiers $116.26


Shop the new
New! Introducing the, a hub for Software Developers and Architects, Networking Administrators, TPMs, and other technology professionals to find highly-rated and highly-relevant career resources. Shop books on programming and big data, or read this week's blog posts by authors and thought-leaders in the tech industry. > Shop now

Product Details

  • Paperback: 432 pages
  • Publisher: Addison-Wesley Professional; 1 edition (July 10, 1994)
  • Language: English
  • ISBN-10: 0201633388
  • ISBN-13: 978-0201633382
  • Product Dimensions: 0.9 x 7.1 x 9.3 inches
  • Shipping Weight: 1.6 pounds (View shipping rates and policies)
  • Average Customer Review: 4.7 out of 5 stars  See all reviews (9 customer reviews)
  • Amazon Best Sellers Rank: #666,770 in Books (See Top 100 in Books)

Editorial Reviews

From the Inside Flap

The goal of this book is to provide practical information on the issues operating systems must address in order to run on modern computer systems that employ cache memories and/or multiprocessors. At the time of this writing, a number of books describe UNIX system implementations, but none describes in detail how caches and multiprocessors should be managed. Many computer architecture books describe caches and multiprocessors from the hardware aspect, but none successfully deals with the operating system issues that these modern architectures present. This book is intended to fill these gaps by bridging computer architecture and operating systems.

Written with the operating developer in mind, this book explains the operation of caches and multiprocessors from the system programmers point of view. While targeted toward UNIX system programmers, the book has been written so that the information can be applied to any operating system, including all UNIX variations. This is accomplished by explaining the issues and solutions at a conceptual level and using the UNIX system services as examples of where the issues will be encountered. The solutions can then be applied to other operating systems in the corresponding situations.

This book is intended to assist the operating system developer in two ways. First, the reader will learn how existing operating systems must be adapted to run on modern architectures. This is accomplished by a detailed examination of the operation of these architectures from the operating system perspective and an explanation of what the operating system must do to manage them. Second, the reader will learn the trade-offs involved in the different approaches taken by modern architectures. This will give the operating system developer the background needed when involved in the design of new computer systems employing caches and multiprocessors.

The reader is assumed to be familiar with the UNIX system call interface and the high-level concepts of UNIX kernel internals. The reader should also be familiar with computer architecture and computer system organization as would be taught in an undergraduate-level computer science course.

This book is an extension of a course I developed for UNIX system professionals in the computer industry. The course has been taught during the past four years in the United States at USENIX conferences, and in Europe at the EurOpen and UKUUG conferences. The course is a one-day tutorial and as such is limited in the amount of material that can be covered. This book covers all the course material on cache memories and multiprocessors in greater detail and includes additional topics.

This book is suitable for use in an upper-division undergraduate-level course or at the graduate level. Each chapter concludes with a list of exercises. The questions were chosen so that they could be solved with the information provided in the chapter plus some additional thought, rather than simply parrot the material. In many cases, the exercises build upon the examples presented in the chapter. Answers are generally expected to take the form of a short paragraph (four to five sentences in most cases, sometimes longer). The reader is urged to try all the questions in order to reinforce the concepts learned. Answers to selected exercises are provided in the back of the book.

We begin with a review of the UNIX system internals that are relevant to the discussion in the remainder of the book. The purpose of the review is to reinforce the concepts of the UNIX operating system and to define terminology used later. The book is then divided into three main parts: cache memory systems, multiprocessor UNIX implementations, and multiprocessor cache consistency. The first part, cache memory systems, introduces cache architecture, terminology, and concepts. It then proceeds to take a detailed look at four common cache implementations: three variations of the virtual cache and then the physical cache. The second part, multiprocessor UNIX implementations, looks at the problems and design issues faced when adapting a uniprocessor kernel implementation to run on a tightly coupled, shared memory multiprocessor. Several different implementations are examined. The final part, multiprocessor cache consistency, combines the concepts of the first two parts by examining the operating system and cache architecture issues that occur when caches are added to a tightly coupled, shared memory multiprocessor system.

A selected set of modern microprocessor architectures is used to illustrate the concepts where appropriate. Representing the traditional CISC (complex instruction set computer) processors are the Motorola 68040 and the Intel 80X86 line (80386, 80486, and Pentium). The RISC (reduced instruction set computer) approach is represented by the MIPS line (R2000, R3000, and R4000), the Motorola 88000, and the SPARC version 8 compatible processors from Texas Instruments (the MicroSPARC and the SuperSPARC). Several other examples, including Sun and Apollo workstations and the Intel i860, are also presented. A summary of the characteristics of these processors can be found in Appendix A.

I owe my gratitude to the people who offered their time to review the manuscript before publication. In particular, I would like to thank Steve Albert, Paul Borman, Steve Buroff, Clement Cole, Peter Collinson, Geoff Collyer, Bruce Curtis, Mukesh Kacker, Brian Kernighan, Steve Rago, Mike Scheer, Brian Silverio, Rich Stevens, Manu Thapar, Chris Walquist, and Erez Zadok. I would also like to thank the Addison-Wesley staff for their help and advice on this project, particularly Kim Dawley, Kathleen Duff, Tiffany Moore, Simone Payment, Marty Rabinowitz, and John Wait. They have helped make this a better book than I could have done on my own. I would also like to thank the many people who took the time to provide thoughtful feedback by filling out the course evaluations during the tutorial sessions.

Comments, suggestions, and bug fixes regarding the contents of this book are welcome and can be sent by email to schimmel@aw.


From the Back Cover

This book represents a significant new milestone in UNIX kernel internals books. Symmetric multiprocessing and cache memory systems are important cost-effective technologies for improving performance in today's state-of-the-art systems.

Written for the UNIX kernel developer, this book provides a complete yet comprehensible explanation of the operation of caches and symmetric multiprocessors, how they work together, and the issues operating systems must address in order to run on the machines that incorporate them.

After a review of UNIX kernel internals, Curt Schimmel launches into a detailed description of cache memory systems, including several kinds of virtual and physical caches, as well as a chapter on efficient cache management. For each type of cache, the book covers the impact on the software and the operating system changes necessary for these systems. The next section details the operation of the tightly-coupled, shared memory, symmetric multiprocessor. It examines the problems these multiprocessors present to the operating system, such as race conditions, deadlocks, and the ordering of memory operations, and looks at how the UNIX kernel can be adapted to run on such systems. Finally, the book looks at the interaction between cache memory systems and multiprocessors and the new problems that this interaction presents to the kernel. Techniques for solving these problems are then explained.

Numerous examples representing CISC and RISC processors, such as the Intel 80486 and Pentium, the Motorola 68040 and 88000, as well as theMIPS and SPARC processors, illustrate the concepts presented. To reinforce the concepts, each chapter contains a set of exercises with answers to selected exercises included in the back.

"This book UNIX Systems for Modern Architectures for the systems programmer covers almost everything you wanted to know about caches, multiprocessor systems, and cached multiprocessor systems, especially as related to UNIX."-Unix Review


More About the Author

Discover books, learn about writers, read author blogs, and more.

Customer Reviews

4.7 out of 5 stars
Share your thoughts with other customers

Most Helpful Customer Reviews

19 of 22 people found the following review helpful By Amazon Customer on October 25, 2001
Format: Paperback Verified Purchase
In many ways this is a great book. The subject is one that is known to induce headaches, and the author covers it with truly admirable clarity. It's worth buying the book for the chapter on cache consistency alone; like many others, I had to spend years piecing the same information together from varied sources, and it would be hard to overstate the value of having it all in one place.
So why only three stars? The problem is that the book is incomplete. Cache systems and virtual-memory systems interact in myriad ways, but you wouldn't know that from reading this book. Similarly, storage and networking subsystems are often the bloodiest battlegrounds with respect to multiprocessor synchronization, and yet special considerations in those areas are not covered. Many old architectures (e.g. Apollo, ELXSI) are mentioned, and yet NUMA never even gets a nod. I know that covering all of these topics in any kind of depth would be impossible in a single book of any reasonable length, but their *total* omission is something I consider unacceptable.
This is a book I would recommend without hesitation to any number of people. Unfortunately, that recommendation would always have to be accompanied by recommendations for other books that pick up where this one inexplicably leaves off.
2 Comments Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again
7 of 7 people found the following review helpful By A Customer on October 9, 1998
Format: Paperback
This book clearly explains the operation of caches and MP systems in a way I've never seen before. The books used in my computer architecture class always left me with a somewhat vague feeling on how things worked, plus they only barely mentioned the software issues. Similarly, my OS class never really got into MP subjects like memory ordering and the effect of caches on the OS. But this book brought everything into focus with clear explanations and good examples.
The best way to describe this book is that it's part computer architecture book and part operating systems book. The operation of the hardware is presented in good detail, without going as far as worrying about gates and transistors. The software issues are also described in detail along with various solutions and trade-offs between them.
I highly recommend this book for anyone who wants to understand the operation of caches and SMP systems from both the hardware and software point of view.
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again
7 of 7 people found the following review helpful By veliath on September 20, 2000
Format: Paperback
I work on MP SVR4 kernels and this book is where I got most of my basics on MP from. I didn't understand the contents all at once - especially the initial intro to memory models in chapter 8, but after reading the SPARC specs (V8 & V9) and chapter 13, I can see how all this is relevant.
If you are porting a unix or any OS for that matter to todays architectures, this book should help clear up what issues you would encounter and how best to solve them. For example the memory models and consistency guarantees of the source architecture and how they compare to the destination.
And ofcourse its a great aid to understanding any contemporary OS' kernel code.
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again
6 of 6 people found the following review helpful By A Customer on November 27, 1998
Format: Paperback
This book contains a very complete treatment of the subject and is very well organized. Two things impressed me about the organization. First, you can read and understand the book in one pass. All the concepts are presented in an order such that they build upon one another in a logical manner. This makes it so much easier to understand things. Second, I was impressed by the fact that the author anticipated the questions readers would have. For instance, a number of times I'd be reading a section and a question would occur to me. Then I would find the answer to my question in the very next paragraph or section. You can really tell the author put a lot of thought into how to best present the material.
On the technical side, I like the fact that the book presents different alternatives for the various implementations and discusses the trade-offs between them. This is one of the things that has made this my most frequently used desk reference here at work.
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again
6 of 6 people found the following review helpful By A Customer on September 5, 2002
Format: Paperback
I recently started working on the Linux kernel and found myself
perplexed by the multiprocessor code I found. After asking
around, a number of the more experienced Linux kernel developers
recommended this book. It's excellent! It taught me everything
I needed to know to get my work done. Plus there's the added
bonus that this book thoroughly covers cache architecture and its
interaction with the operating system. I highly recommend this
book to anyone working on the Linux kernel. It has far more depth and detail on multiprocessing and cache management than any
of the Linux books I've seen. And it's the only book I've ever
seen that so thoroughly explains the hardware involved in caches
and multiprocessors and their effects on the operating system in
a way that's easy to understand.
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again

Customer Images