The specific goal of VHDL for Designers is not only to teach VHDL but also to describe how to use VHDL when designing an electronic system with modern design tools. The synthesis tools Synopsys, Mentor Graphics and ViewLogic are used.
| |||||||||||||||
The specific goal of VHDL for Designers is not only to teach VHDL but also to describe how to use VHDL when designing an electronic system with modern design tools. The synthesis tools Synopsys, Mentor Graphics and ViewLogic are used.
Product Details
Would you like to update product info or give feedback on images?
|
|
Share your thoughts with other customers:
|
||||||||||||||||||||||
|
Most Helpful Customer Reviews
9 of 12 people found the following review helpful:
5.0 out of 5 stars
A very good book in VHDL,
By A Customer
This review is from: VHDL For Designers (Hardcover)
This is the book one should have who is doing something or anything in VHDL. Previously I had two books but those were filled with unnecessary explaination and nonsense examples. This book explain the facts to the point with plenty of examples. I think that it best for the startup and also for the experienced peoples for their reference.
2 of 2 people found the following review helpful:
3.0 out of 5 stars
Too much design, not enough VHDL,
By wiredweird "wiredweird" (Earth, or somewhere nearby) - See all my reviews (HALL OF FAME REVIEWER) (TOP 500 REVIEWER)
This review is from: VHDL For Designers (Hardcover)
I guess I was looking for a different book. I'm already quite familiar with hardware design, so I wasn't looking for a book to teach me that. I already have the IEEE VHDL standard document, but that's like reading a phone book. I wanted a readable handbook of the VHDL language - I never found that, so I settled for "VHDL for Designers" instead.I come from a software background, programming in the large. I was looking for a book to teach me the language. For a programmer, that includes the record types (like C structs), 'generate' and 'generic' for parameterizing my design, recommended style for combining operator overloads with component definitions, proper use of libraries, packages, and multiple architectures, and so on. This book is just the baby steps of VHDL. It's very focussed on its examples, and seems to give just enough VHDL for each example. It's OK for design at the "Hello world" level, but not much past that. It has most of the basic language constructs, but shallow discussion of them. The organization doesn't really lend itself to use as a language handbook. Still, it does cover the basics. I'll just have to tough it out for the rest of the language. I still use the book, but I'm still looking for a better one.
1 of 1 people found the following review helpful:
5.0 out of 5 stars
a good book,
This review is from: VHDL For Designers (Hardcover)
I learned VHDL and developed a number of working designs using this book. It features many examples which may be used as skeleton for design blocks.
It does not teach theory of digital design; it demonstrates how to implement design in VHDL so that it can be synthesized.
Share your thoughts with other customers: Create your own review
|
|
Suggested Tags from Similar Products(What's this?)Be the first one to add a relevant tag (keyword that's strongly related to this product).
|
|
This product's forum
Active discussions in related forums
Search Customer Discussions
|
Related forums
|