• List Price: $40.00
  • Save: $9.43 (24%)
FREE Shipping on orders over $35.
Only 4 left in stock (more on the way).
Ships from and sold by Amazon.com.
Gift-wrap available.
Verification Methodology ... has been added to your Cart
Condition: :
Have one to sell? Sell on Amazon
Flip to back Flip to front
Listen Playing... Paused   You're listening to a sample of the Audible audio edition.
Learn more
See this image

Verification Methodology Manual for Low Power Paperback – February 18, 2009

See all formats and editions Hide other formats and editions
Amazon Price New from Used from
"Please retry"
$26.58 $14.83

Spring Books
The Big Books of Spring
See our editors' picks for the books you'll want to read this season, from blockbusters and biographies to new fiction and children's books.
$30.57 FREE Shipping on orders over $35. Only 4 left in stock (more on the way). Ships from and sold by Amazon.com. Gift-wrap available.

Frequently Bought Together

Verification Methodology Manual for Low Power + The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology
Price for both: $70.97

One of these items ships sooner than the other.

Buy the selected items together

Best Books of the Month
Best Books of the Month
Want to know our Editors' picks for the best books of the month? Browse Best Books of the Month, featuring our favorite new books in more than a dozen categories.

Product Details

  • Paperback: 226 pages
  • Publisher: Synopsys (February 18, 2009)
  • Language: English
  • ISBN-10: 160743413X
  • ISBN-13: 978-1607434139
  • Product Dimensions: 9.3 x 6.2 x 0.6 inches
  • Shipping Weight: 15.2 ounces (View shipping rates and policies)
  • Average Customer Review: 5.0 out of 5 stars  See all reviews (1 customer review)
  • Amazon Best Sellers Rank: #2,800,053 in Books (See Top 100 in Books)

Editorial Reviews


LP verification is the key challenge in LP design. VMM-LP helps create a reusable verification environment for LP that can leverage best practices from industry experts. It helps find LP bugs and finds them early in the design cycle rather than waiting for silicon savings in terms of mask costs, engineering debug time can be huge.
Hisilicon K3 LP Group

We see a prevalence of low power designs in Japan and a strong need for a comprehensive verification methodology to tape out such designs with confidence. VMM-LP is the answer to this market need and completely and elegantly addresses all aspects of low power verification. The book covers what is needed to verify low power designs and get it right the first time around.
Nobuyuki Nishiguchi, Vice President and General Manager, Development Department 1
STARC (Semiconductor Technology Academic Research Center)

The task of verifying low power designs presents a significant challenge for today's verification engineers, as most are not yet well-trained on low power concepts. The Verification Methodology Manual for Low Power is a timely and valuable resource that addresses all aspects of low power verification, providing detailed rules and guidelines.
Jianfeng Liu, Senior Low Power Verification Methodology Engineer
Samsung Electronics

Because power consumption is one of the most critical factors of today s SoCs for mobile applications, the ability to accurately verify low power functionality is essential to achieving first-pass silicon success. The Verification Methodology Manual for Low Power is a comprehensive collection of necessary and reliable techniques that should help simplify and accelerate the complex task of verifying power-managed designs.
Ying-Chih Yang, Technical Director of Home Entertainment Products
Sunplus Technology

Low power has been elevated to a primary design consideration and companies have been forced to deal with the complex verification issues associated with these design practice without much in the way of tool or methodology help. This book provides a key piece of that solution, with very helpful guidance that not only builds upon the existing VMM, but provides a firm foundation into sound techniques to ensure that no problems exist in the power control circuitry.
Brian Bailey, Independent Functional Verification and ESL Consultant

Being able to create a power control architecture is more than just having something that looks pretty on paper and, theoretically, meets your power targets. The VMM-LP provides clear insight into the pitfalls and practicality issues for both the design and verification of low power systems. This handy volume comes with specific examples of design and verification issues that have been seen in actual chips. Its rules and recommendations will help move the electronics industry into a much greener future.
David Wheelock, SoC Power Architect
Seagate Technology

Low power requirements have caused a paradigm shift for the entire semiconductor ecosystem. Lacking an open, codified and documented methodology, accurate and comprehensive verification of low power designs has been a black art and a productivity drain. With its methodical and guidebook style approach, the VMM-LP provides a clear blueprint for successful verification of low-power designs this one is a keeper.
Dr. Ed Huijbregts, Vice President of Product development
Magma Design Automation --Synopsys

About the Author

Srikanth Jadcherla came to Synopsys as part of the ArchPro acquisition, where he was founder and CTO. Prior to ArchPro, Jadcherla was an IC designer and architect at companies such as WSI, Intel, Jasmine and Synopsys. He is a veteran of low power designs and pioneer of many energy efficiency techniques and principles. Jadcherla received an Intel Achievement Award for his work on low power and is the author of 12 patents. He is an honorary green evangelist/technical advisor to various companies ranging from solar energy suppliers to real estate developers. Recently, he has been advocating new paradigms in energy efficient design in semiconductor systems worldwide from both the supply and demand side of energy consumption.

Mr. Jadcherla holds a Bachelor's Degree in Electrical Engineering from IITMadras in India, and a Master's Degree in Computational Science and Engineering from the University of California, SantaBarbara.

Janick Bergeron is a Fellow at Synopsys Inc. responsible for the development and specification of the functional verification methodology to be supported by their digital simulation products. He is the author of the best-selling Verification Methodology Manual for SystemVerilog and of the Writing Testbenches book series. Both are the first industry references on modern functional verification techniques and methodologies.

Mr. Bergeron holds a Bachelors Degree in Engineering from the Universite du Quebec a Chicoutimi, a Master of Applied Sciences in Electrical Engineering from the University of Waterloo VLSI program, and an MBA from the University of Oregon through the Oregon Executive MBA program.

Yoshio Inoue is Chief Engineer of Design Technology Div. at Renesas Technology Corp., which was formed through the merger of semiconductor operations of Hitachi and Mitsubishi on April 1st, 2003.

He holds a Bachelor of Science Degree at Tokyo Denki University. He joined Mitsubishi Electric as a gate array design engineer in 1984. Since 1989 he has been involved in advanced EDA design methodology development and EDA design systems to support the US's high-speed, high-complexity SoC designs.

When Renesas was formed, he focused more on RTL prototyping technology for Japanese and US customers designs. He has expanded his area of focus to ultra low power design methodology such as application processors for cellular phones and is a pioneer in the area of hierarchical power management.

David Flynn, a Fellow in R&D at ARM Ltd., has been with the company since 1991, specializing in System-on-Chip IP deployment and methodology. He is the original architect behind ARM s synthesizable CPU family and the AMBA on-chip interconnect standard. His current research focus is low-power system-level design. He holds a number of patents in on-chip buses, low -power and embedded processing sub-system design and holds a Bachelr of Science Degree in Computer Science from Hatfield Polytechnic, UK and a Doctorate in Electronic Engineering from Loughborough University, UK. He is currently Visiting Professor with the Electronics and Computer Science Department at Southampton University, UK.

Customer Reviews

5.0 out of 5 stars
5 star
4 star
3 star
2 star
1 star
See the customer review
Share your thoughts with other customers

Most Helpful Customer Reviews

2 of 2 people found the following review helpful By Gary on April 9, 2009
Format: Paperback Verified Purchase
There is a huge buzz and rush to say that the designs that we do, the products that we make and the products and processes that we use are energy efficient. But. Behind the buzz there is a real need to archive this efficiency. This book does not guarantee that you will archive these goals, but in Electronic design, If you read this book and understand the issues, it is much more likely that you will create effective designs that work when you manipulate them to achieve power reductions.

The key reason that I recommend this book so heartily is for the enumeration of issues that are shared. Of all the ways to accomplish the task, this book describes one, and with the advent of the IEEE 1801-2009 STANDARD FOR DESIGN AND VERIFICATION OF LOW POWER INTEGRATED CIRCUITS ([...]) there will be updates that simplify the process described. Having said that, this book, and it companion Low Power Methodology Manual: For System-on-Chip Design (Integrated Circuits and Systems) provide excellent introductions to the topics.

The organization of the book includes:

Chapter 1: Introduction
Chapter 2: Multivoltage Basics (An intro to the issues and techniques!)
Chapter 3: Power management Bugs (What could go wrong anyway?)
Chapter 4: State Retention
Chapter 5: Multivoltage testbench Architecture
Chapter 6: Multivoltage Verification
Chapter 7: Dynamic Verification
Chapter 8: Rules and Guidelines

I bought my own copy of the book with my own money, that's how much I like it. The publisher is to be congratulated at offering it a a reasonable price.
Comment Was this review helpful to you? Yes No Sending feedback...
Thank you for your feedback. If this review is inappropriate, please let us know.
Sorry, we failed to record your vote. Please try again

More About the Author

Discover books, learn about writers, read author blogs, and more.

What Other Items Do Customers Buy After Viewing This Item?

Set up an Amazon Giveaway

Amazon Giveaway allows you to run promotional giveaways in order to create buzz, reward your audience, and attract new followers and customers. Learn more
Verification Methodology Manual for Low Power
This item: Verification Methodology Manual for Low Power
Price: $40.00 $30.57
Ships from and sold by Amazon.com