Verilog® Quickstart and over one million other books are available for Amazon Kindle. Learn more

Buy Used
Used - Very Good See details
$8.46 & eligible for FREE Super Saver Shipping on orders over $25. Details

or
Sign in to turn on 1-Click ordering.
 
   
Have one to sell? Sell yours here
Verilog® Quickstart: A Practical Guide to Simulation and Synthesis in Verilog (The International Series in Engineering and Computer Science)
  
Start reading Verilog® Quickstart on your Kindle in under a minute.

Don't have a Kindle? Get your Kindle here, or download a FREE Kindle Reading App.

Verilog® Quickstart: A Practical Guide to Simulation and Synthesis in Verilog (The International Series in Engineering and Computer Science) [Hardcover]

James M. Lee (Author)
3.6 out of 5 stars  See all reviews (5 customer reviews)


Available from these sellers.


Textbook Student FREE Two-Day Shipping for Students. Learn more

Formats

Amazon Price New from Used from
Kindle Edition $127.20  
Hardcover $162.98  
Hardcover, June 30, 1999 --  
Perfect Paperback --  

Book Description

0792385152 978-0792385158 June 30, 1999 2nd
From a review of the Second Edition
'If you are new to the field and want to know what "all this Verilog stuff is about," you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others).'
Zach Coombes, AMD

Customers Who Bought This Item Also Bought


Editorial Reviews

Review

From a review of the Second Edition
`If you are new to the field and want to know what "all this Verilog stuff is about," you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others).'
Zach Coombes, AMD --This text refers to the Perfect Paperback edition.

Product Details

  • Hardcover: 352 pages
  • Publisher: Springer; 2nd edition (June 30, 1999)
  • Language: English
  • ISBN-10: 0792385152
  • ISBN-13: 978-0792385158
  • Product Dimensions: 9.6 x 6.6 x 1.1 inches
  • Shipping Weight: 1.6 pounds
  • Average Customer Review: 3.6 out of 5 stars  See all reviews (5 customer reviews)
  • Amazon Best Sellers Rank: #2,212,644 in Books (See Top 100 in Books)

More About the Author

Discover books, learn about writers, read author blogs, and more.

 

Customer Reviews

5 Reviews
5 star:
 (1)
4 star:
 (3)
3 star:    (0)
2 star:    (0)
1 star:
 (1)
 
 
 
 
 
Average Customer Review
3.6 out of 5 stars (5 customer reviews)
 
 
 
 
Share your thoughts with other customers:
Most Helpful Customer Reviews

4.0 out of 5 stars Excellent book, May 18, 2010
Amazon Verified Purchase(What's this?)
An excellent book for those who already understand programming and digital electronics. However, failure in some examples that could be more detailed.

I recommend to all who understand electronics and are programmers.

-----------

Um excelente livro para quem já programa e entende de eletrônica digital. Porém, falha em alguns exemplos que poderiam ser mais detalhados.

Recomendo para todos os que entendem eletrônica e săo programadores.
Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No


5 of 8 people found the following review helpful:
4.0 out of 5 stars Verilog testbench reference, July 10, 2001
By 
This review is from: Verilog® Quickstart: A Practical Guide to Simulation and Synthesis in Verilog (The International Series in Engineering and Computer Science) (Hardcover)
The book provides a good resource for those designers that already know Verilog and wish to have coding tips for simulation testbenches.

It is learn-by-example format, and is updated to include the '99 verilog standard. The book is well laid out, meaning that from the index it is easy to find a relevant coding example.

I also bought "A designers guide to VHDL" Peter J. Ashendon which is a language reference for VHDL by example.

Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No


0 of 1 people found the following review helpful:
5.0 out of 5 stars easy transition to verilog, good reference book, June 21, 2007
I have a VHDL background and this book was recommended to me. It made a smoooth transition into verilog. I read the book globally and then kept the book as a reference on my desk. If I needed something specific like file I/O and generating vectors, I used the example as a template to complete my verification. Also it helped to organize my files, like having one verification environment and easily plugging in tests by use of common tasks. Currently I am using Verilog and System Verilog, this book is still used regularly.
Help other customers find the most helpful reviews 
Was this review helpful to you? Yes No

Share your thoughts with other customers: Create your own review
 
 
 
Most Recent Customer Reviews



Only search this product's reviews



Inside This Book (learn more)
Browse and search another edition of this book.
First Sentence:
Welcome to the world of Verilog! Read the first page
Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
model combinatorial logic, hello simulation, negative setup time, posedge clock, modeling combinatorial logic, default net type, procedural assignment, deassign statement, fork join blocks, radix specifiers, procedural continuous assignment, hello module, endtask endmodule, reg clock, reg carry, event data type, endfunction endmodule, end endmodule, reg declaration, mux example, posedge reset, initial begin, posedge clk, inout port, input sel
Key Phrases - Capitalized Phrases (CAPs): (learn more)
Verilog Quickstart, Hello Verilog, Interactive Turn, Primitive Data, Consider Example, Good Bye File, Hello File, Mux Using Continuous Assignment, Test Count, Interactive Show
New!
Books on Related Topics | Concordance | Text Stats
Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
Search Inside This Book:




What Other Items Do Customers Buy After Viewing This Item?


Suggested Tags from Similar Products

 (What's this?)
Be the first one to add a relevant tag (keyword that's strongly related to this product).
 
(5)
(3)

Your tags: Add your first tag
 

Customer Discussions

This product's forum
Discussion Replies Latest Post
No discussions yet

Ask questions, Share opinions, Gain insight
Start a new discussion
Topic:
First post:
Prompts for sign-in
 


Active discussions in related forums
Search Customer Discussions
Search all Amazon discussions
   
Related forums



So You'd Like to...



Look for Similar Items by Category


Look for Similar Items by Subject