System-on-Chip Test Architectures
and over 360,000 other books are available for Amazon Kindle – Amazon’s new wireless reading device.
Learn more
| |||||||||||||||
Frequently Bought Together
Customers Who Bought This Item Also Bought
by M. Bushnell
|
On-Chip Communication Architectures: System on Chip Interconnect (Systems on Silicon) by Sudeep Pasricha |
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features by Chris Spear |
by Mark Burns
|
by Bruce Jacob
|
Editorial Reviews
Book Description
The comprehensive guide to modern system-on-chip testing and design for testability from bestselling author L.-T Wang!
Product Description
Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today?s overall product cost.
This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.
This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.
Product Details
Would you like to update product info or give feedback on images?
|
Inside This Book
(learn more)
Key Phrases - Statistically Improbable Phrases (SIPs):
(learn more)
physical failures, probing technologies, probe hole, timing generator, power bus, small delay defects, fault coverage loss, test power dissipation, test data volume, sequential linear decompressor, transition fault tests, nonprogrammable cores, settable fields, comb accelerometer, memory readback, linear decompressors, analog wrapper, test bus architecture, wrapper scan chains, configuration memory bits, stability checker, value holding register, delay fault test generation, digital microfluidic biochips, shift clock frequency Key Phrases - Capitalized Phrases (CAPs): (learn more)
System-on-Chip Test Architectures, Test Conf, Test Symp, Computer-Aided Design, Design Automation Conf, Test of Computers, New York, Reliability Issues, Semiconductor Industry Association, Digital Test Architectures, San Jose, Network-on-Chip Test Architectures, Fault-Tolerant Design, Software-Based Self-Testing, Testing Aspects of Nanotechnology Trends, Low-Power Testing, Electronic Testing, Europe Conf, Morgan Kaufmann, Field Programmable Gate Array Testing, San Francisco, Solid-State Circuits, Computer Design, John Wiley, Design Practice Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Surprise Me!
physical failures, probing technologies, probe hole, timing generator, power bus, small delay defects, fault coverage loss, test power dissipation, test data volume, sequential linear decompressor, transition fault tests, nonprogrammable cores, settable fields, comb accelerometer, memory readback, linear decompressors, analog wrapper, test bus architecture, wrapper scan chains, configuration memory bits, stability checker, value holding register, delay fault test generation, digital microfluidic biochips, shift clock frequency Key Phrases - Capitalized Phrases (CAPs): (learn more)
System-on-Chip Test Architectures, Test Conf, Test Symp, Computer-Aided Design, Design Automation Conf, Test of Computers, New York, Reliability Issues, Semiconductor Industry Association, Digital Test Architectures, San Jose, Network-on-Chip Test Architectures, Fault-Tolerant Design, Software-Based Self-Testing, Testing Aspects of Nanotechnology Trends, Low-Power Testing, Electronic Testing, Europe Conf, Morgan Kaufmann, Field Programmable Gate Array Testing, San Francisco, Solid-State Circuits, Computer Design, John Wiley, Design Practice Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Surprise Me!
What Do Customers Ultimately Buy After Viewing This Item?
 |
68% buy the item featured on this page: System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon) $55.96 |
 |
21% buy VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) $43.77 |
 |
4% buy Dynamic Routing in Telecommunications Networks |
 |
4% buy Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits (Frontiers in Electronic Testing Volume 17) $83.06 |
Suggested Tags from Similar Products(What's this?)Be the first one to add a relevant tag (keyword that's strongly related to this product).
|
Customer Reviews
|
Share your thoughts with other customers:
|
||||||||||||||||||||||
Most Helpful Customer Reviews
Share your thoughts with other customers: Create your own review
|
 |
Customer Discussions
|
This product's forum
Active discussions in related forums
Search Customer Discussions
|
Listmania!
So You'd Like to...
Product Information from the Amapedia Community
Beta (What's this?)Be the first person to add an article about this item at Amapedia.com.
› See featured Amapedia.com articles
Look for Similar Items by Category
Look for Similar Items by Subject
Your Recent History
(What's this?)|
After viewing product detail pages or search results, look here to find an easy way to navigate back to pages you are interested in. |
