OpenVMS Alpha Internals and Data Structures: Memory Management (HP Technologies) by Ruth E. Goldenberg |
by Georgi Evgen'evich Shilov
|
by Robert Tibshirani
|
Alpha Architecture Reference Manual, Third Edition
and over 400,000 other books are available for Amazon Kindle – Amazon’s new wireless reading device.
Learn more
Customers Who Bought This Item Also Bought
Editorial Reviews
Product Description
Alpha Architecture Reference Manual, Third Edition is the authoritative reference on the definition of Alpha architecture. Revised by the Alpha Architecture Committee, this book contains a complete description of the common architecture required of all implementations and describes the interfaces to support the Windows NT, Digital UNIX, and OpenVMS operating systems.
The third edition reflects the latest implementations of the architecture, including the 21164A, 21164PC, and 21264. Some of the extensions to the architecture and the enhancement to the technical content include: new byte and word load, store and sign-extend operations; new multimedia instructions; new population enumeration and floating-point square root instructions; new instructions to improve data cache efficiency and updated Windows NT section.
The Alpha chip is the fastest chip on the marketplace today. It runs Windows NT, UNIX and OpenVMS operating systems. New base-level server configurations provide four times the memory of current systems.
Contains updated Windows NT section to reflect current technical port to Alpha
Includes new insights into the software aspects of the implementation
Covers new multimedia instructions for increased performance with high-end graphics applications
The third edition reflects the latest implementations of the architecture, including the 21164A, 21164PC, and 21264. Some of the extensions to the architecture and the enhancement to the technical content include: new byte and word load, store and sign-extend operations; new multimedia instructions; new population enumeration and floating-point square root instructions; new instructions to improve data cache efficiency and updated Windows NT section.
The Alpha chip is the fastest chip on the marketplace today. It runs Windows NT, UNIX and OpenVMS operating systems. New base-level server configurations provide four times the memory of current systems.
Contains updated Windows NT section to reflect current technical port to Alpha
Includes new insights into the software aspects of the implementation
Covers new multimedia instructions for increased performance with high-end graphics applications
From the Publisher
The third edition reflects the latest implementations of the architecture, including the 21164A, 21164PC, and 21264. Some of the extensions to the architecture and the enhancement to the technical content include: new byte and word load, store and sign-extend operations; new multimedia instructions; new population enumeration and floating-point square root instructions; new instructions to improve data cache efficiency and updated Windows NT section.The Alpha chip is the fastest chip on the marketplace today. It runs Windows NT, UNIX and OpenVMS operating systems. New base-level server configurations provide four times the memory of current systems.
Product Details
Would you like to update product info or give feedback on images?
|
More About the Author
Discover books, learn about writers, read author blogs, and more.
› Visit Amazon's Richard L. Sites Page
› Visit Amazon's Richard L. Sites Page
Inside This Book
(learn more)
First Sentence:
Alpha is a 64-bit load/store RISC architecture that is designed with particular emphasis on the three elements that most affect performance: clock speed, multiple instruction issue, and multiple processors. Read the first page Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
longword queue, illegal operand exception, processor issue sequence, translation buffer invalidate, secondary interlock, service routine entry point, logout area, octaword aligned, interlocked resident, memory management fault, primary bootstrap image, underflow enable, asynchronous system traps, invalid operation trap, kernel stack pointer, privileged context block, arithmetic trap, internal processor register, swap privileged context, interlocked insertions, software interrupt level, restart parameter block, system cycle counter, unused function codes, quadword aligned Key Phrases - Capitalized Phrases (CAPs): (learn more)
None Instruction, None Description, Insert Entry, Programming Note, Remove Entry, Common Architecture, Software Note, Mnemonic Operation, Offset Description, Illegal Instruction Machine Checks Description, Three Entries, Privileged Instruction Instruction, Convert Quadword, Illegal Operand Instruction, Litmus Test, Bit Description, Fbv Exceptions, Instruction Summary, Reserved Reserved, Zero Format, Inexact Enable, Integer Overflow Instruction, One Entry, Register Greater Than, Register Less Than New!
Books on Related Topics | Concordance | Text Stats Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
Alpha is a 64-bit load/store RISC architecture that is designed with particular emphasis on the three elements that most affect performance: clock speed, multiple instruction issue, and multiple processors. Read the first page Key Phrases - Statistically Improbable Phrases (SIPs): (learn more)
longword queue, illegal operand exception, processor issue sequence, translation buffer invalidate, secondary interlock, service routine entry point, logout area, octaword aligned, interlocked resident, memory management fault, primary bootstrap image, underflow enable, asynchronous system traps, invalid operation trap, kernel stack pointer, privileged context block, arithmetic trap, internal processor register, swap privileged context, interlocked insertions, software interrupt level, restart parameter block, system cycle counter, unused function codes, quadword aligned Key Phrases - Capitalized Phrases (CAPs): (learn more)
None Instruction, None Description, Insert Entry, Programming Note, Remove Entry, Common Architecture, Software Note, Mnemonic Operation, Offset Description, Illegal Instruction Machine Checks Description, Three Entries, Privileged Instruction Instruction, Convert Quadword, Illegal Operand Instruction, Litmus Test, Bit Description, Fbv Exceptions, Instruction Summary, Reserved Reserved, Zero Format, Inexact Enable, Integer Overflow Instruction, One Entry, Register Greater Than, Register Less Than New!
Books on Related Topics | Concordance | Text Stats Browse Sample Pages:
Front Cover | Table of Contents | First Pages | Index | Back Cover | Surprise Me!
Citations (learn more)
18
books
cite this book:
See all 18 books citing this book
- Itanium Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles by James S. Evans on page 20, page 410, and Back Matter
- Encyclopedia of Computer Science and Technology by Allen Kent on page 273
- Job Scheduling Strategies for Parallel Processing: IPPS '96 Workshop, Honolulu, Hawaii, April 16, 1996. Proceedings (Lecture Notes in Computer Science) by Dror G. Feitelson on page 198
- Field Programmable Logic and Applications: 7th International Workshop, FPL '97, London, UK, September, 1-3, 1997, Proceedings. (Lecture Notes in Computer Science) by Wayne Luk on page 343
- Rdb, Third Edition: A Comprehensive Guide by Lilian Hobbs PhD in Back Matter
See all 18 books citing this book
Books on Related Topics
(learn more)
|
Tag this product(What's this?)Think of a tag as a keyword or label you consider is strongly related to this product.
Tags will help all customers organize and find favorite items. |
Customer Reviews
|
Share your thoughts with other customers:
|
||||||||||||||||||||||
Most Helpful Customer Reviews
Share your thoughts with other customers: Create your own review
|
 |
Listmania!
So You'd Like to...
Product Information from the Amapedia Community
Beta (What's this?)Be the first person to add an article about this item at Amapedia.com.
› See featured Amapedia.com articles
Look for Similar Items by Category
- Books > Computers & Internet > Hardware > Design & Architecture
- Books > Computers & Internet > Hardware > Microprocessors & System Design > Microprocessor Design
- Books > Computers & Internet > Operating Systems
- Books > Computers & Internet > Software
- Books > Professional & Technical > Architecture
- Books > Professional & Technical > Professional Science > Mathematics
- Books > Reference
Look for Similar Items by Subject
Your Recent History
(What's this?)|
After viewing product detail pages or search results, look here to find an easy way to navigate back to pages you are interested in. |
