- Series: Analog Circuits and Signal Processing
- Hardcover: 95 pages
- Publisher: Springer; 2008 edition (July 9, 2008)
- Language: English
- ISBN-10: 1402084498
- ISBN-13: 978-1402084492
- Product Dimensions: 6.1 x 0.3 x 9.2 inches
- Shipping Weight: 4.8 ounces (View shipping rates and policies)
- Average Customer Review: Be the first to review this item
Amazon Best Sellers Rank:
#9,806,798 in Books (See Top 100 in Books)
- #2304 in Books > Engineering & Transportation > Engineering > Electrical & Electronics > Electronics > Microelectronics
- #7100 in Books > Engineering & Transportation > Engineering > Electrical & Electronics > Circuits
- #18245 in Books > Engineering & Transportation > Engineering > Energy Production & Extraction
Enter your mobile number or email address below and we'll send you a link to download the free Kindle App. Then you can start reading Kindle books on your smartphone, tablet, or computer - no Kindle device required.
To get the free app, enter your mobile phone number.
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) 2008th Edition
Use the Amazon App to scan ISBNs and compare prices.
From the Back Cover
Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested.
1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input.
2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash.
3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.
Discover books for all types of engineers, auto enthusiasts, and much more. Learn more